Enyx
  • Linkedin
  • Twitter
Call Now - US: +1-347-201-4827 || Eur: +33-1-4523-1349 || Asia: +61-4-0002-0137
  • Home
  • Technology
  • Solutions
    • FPGA Applications for Servers
    • Market Data Acquisition
    • Market Data Distribution
    • Fair Bandwidth Management
    • FPGA Applications for Switches
    • In-the-Network Feed Normalization
    • In-The-Network Protocol Translation
  • Platforms
    • Enyx Stratix V FPB1 Platform
    • Bittware S5-PCIe-HQ [S5PH-Q]
    • Accelize XpressGX4LP Platform
    • Arista 7124FX Platform
  • Support
    • Documentation
    • Performance
    • Downloads
    • Enyx Community
  • News
  • Company
    • The Team
    • Partners
    • Careers
  • Contact

Enyx FPB1 Platform / Stratix V GX Development Kit

High-End FPGA Board to address finance industry needs.

Enyx is developing a Stratix V PCI-Express board, to be plugged into a standard server to answer the following needs:

  • Low-latency network feeds processing using an FPGA device.
  • Very high speed hardware algorithms hosting.
  • High bandwidth networking interfaces for in and out network connections.
  • Ultra Low-latency memory access coupled with high bandwidth memory access.
  • Scalable parallel processing.
  • Low Latency Hardware-Software communications.

All these key features are needed to build hardware market feed handlers, in-hardware trading algorithms, and in-hardware order execution gateways.

  • Technical Specifications
  • Bloc Diagram

Featured device

Altera Stratix V 5SGXEA7N2F45C2N

  • 622 000 Logic Elements,
  • 234 750 Adaptive Logic Modules (ALMs),
  • 642 000 Registers,
  • 57 Mb internal memory,
  • 512 18×18 Hardware multipliers,
  • 256 27×27 Digital Signal Processing Blocks,
  • 28 PLL for digital clocks synthesis.

Memory devices

High Density / High Bandwidth memory: 4 x 4 Gb DDR3-1600 @ 800 MHz memory

  • Organized in two separate banks with 16 bit data bus.
  • Total Bandwidth = 6,4 GBytes/sec.
  • Total Density = 2 GBytes.

Low Latency / High Bandwidth memory: 8 x 144Mbit QDR II+ SRAM Memory @ 550 MHz.

  • Organized into 8 separate banks. 4 banks with x18 data width, 4 banks with x36 data width.
  • Memory latency: 25 ns.
  • Simultaneous write and read operation.
  • Total memory array bandwidth = 240 Gbits/sec reading + 240 Gbits/sec writing.
  • Total Density = 144 MBytes.

Non-Volatile Flash memory device: 1 x 256Mbit SPI flash memory to hold FPGA bitstream
configuration and networking interfaces MAC
addresses.

Networking Interface

4 x SFP+ ports for 1 Gb/s and 10 Gb/s Ethernet
fiber or copper applications.

3 x QSFP+ ports for 40 Gb/s Ethernet and PCI-
Express 3.0 4x External Cabling applications.

Internal Buses

PCI Express Generation 3.0 x8 interface.

Proprietary inter-board communication bus to link
two boards together at 62,5 Gb/sec.

Power supply

Standard 6-pin PCI-Express power supply
connector.

Standard Fan speed / temperature / voltage mo-
nitoring feature via SMBus.

Form factor

PCI Express Standard profile, 3⁄4 length using 1 PCI-
Express slot in standard configuration, 2 slots for
additional SFP+ ports and leds.



Platform picture

Buy this Development Kit

The Enyx FPB1 can be purchased for your own developments.

Price : 16 000€      Status : In Stock

Solutions supported by this platform

Market Data Acquisition Card
Market Data Distribution Solution
Fair Bandwidth Management Application

Hardware IPs supported by this platform

Enyx PCIe Fast Path:
Enyx PFP IP is a complete hardware/software communication solution that offers ultra low latency hardware/software interfaces, standard network interfaces, a hardware configuration interface and web-based monitoring/debbuging tools.

PLDA Quick TCP:
PLDA 10G TCP Hardware Stack (QuickTCP) is a high performance, low-latency 10G TCP/IP full-hardware Stack IP, compliant with the IEEE802.3 specification and supporting the ARP, IPv4, ICMP, and TCP protocols.

PLDA Quick UDP:
PLDA 10G UDP Hardware Stack (QuickUDP) is a high performance, low-latency 10G UDP/IP full-hardware Stack IP, compliant with the IEEE802.3 specification and supporting the ARP, IPv4, ICMP, IGMP and UDP protocols.

Subscribe to our Newsletter

To subscribe to our newsletter simply add your email below. A confirmation email will be sent to you!

(c) 2012 Enyx - Design and animation Le yack - Go back to Enyx Home Page